CALAS
CALAS
News
People
Alumni
Seminars
Publications
Deadlines
Contact
Light
Dark
Automatic
Jinian Bian
Latest
Binding Hardware IPs to Specific FPGA Device via Inter-twining the PUF Response with the FSM of Sequential Circuits
FPGA IP protection by binding Finite State Machine to Physical Unclonable Function
Cite
×