CALAS
CALAS
Events
Asiacrypt 2025
CALAS Seminars
News
People
Alumni
Programmes
GEF Programmes
Publications
Deadlines
Contact
Light
Dark
Automatic
Yaping Lin
Latest
Binding Hardware IPs to Specific FPGA Device via Inter-twining the PUF Response with the FSM of Sequential Circuits
FPGA IP protection by binding Finite State Machine to Physical Unclonable Function
Cite
×