Paper-Conference

Instrumented Multi-Stage Word-Length Optimization

Add the full text or supplementary notes for the publication here using Markdown formatting.

Cite DOI URL
Inversion-based hardware gaussian random number generator: A case study of function evaluation via hierarchical segmentation

Add the full text or supplementary notes for the publication here using Markdown formatting.

Cite DOI URL
Automating custom-precision function evaluation for embedded processors

Add the full text or supplementary notes for the publication here using Markdown formatting.

Cite DOI URL
Reconfigurable Acceleration for Monte Carlo Based Financial Simulation

Add the full text or supplementary notes for the publication here using Markdown formatting.

Cite
Reconfigurable Elliptic Curve Cryptosystems on a Chip

Add the full text or supplementary notes for the publication here using Markdown formatting.

Cite DOI URL
Ziggurat-based Hardware Gaussian Random Number Generator

Add the full text or supplementary notes for the publication here using Markdown formatting.

Cite DOI URL
A scalable hardware architecture for prime number validation

Add the full text or supplementary notes for the publication here using Markdown formatting.

Cite DOI URL
A System on Chip Design Framework for Prime Number Validation Using Reconfigurable Hardware

Add the full text or supplementary notes for the publication here using Markdown formatting.

Cite DOI URL
Customising Hardware Designs for Elliptic Curve Cryptography

Add the full text or supplementary notes for the publication here using Markdown formatting.

Cite DOI URL
On Optimal Irregular Switch Box Designs

Add the full text or supplementary notes for the publication here using Markdown formatting.

Cite DOI URL