VLSI architecture of a high-performance neural spiking activity simulator based on generalized Volterra kernel

Publication
2014 International Symposium on Integrated Circuits (ISIC), Singapore, December 10-12, 2014

Add the full text or supplementary notes for the publication here using Markdown formatting.