Area-efficient architectures for double precision multiplier on FPGA, with run-time-reconfigurable dual single precision support

Manish Kumar Jaiswal, Ray C. C. Cheung
January 2013
Cite DOI URL
Type
Journal article
Publication
Microelectron. J.

Add the full text or supplementary notes for the publication here using Markdown formatting.