A high performance hardware architecture for non-negative tensor factorization

Add the full text or supplementary notes for the publication here using Markdown formatting.