Unified Architecture for Double/Two-Parallel Single Precision Floating Point Adder

Manish Kumar Jaiswal, Ray C. C. Cheung, M. Balakrishnan, Kolin Paul
January 2014
Cite DOI URL
Type
Journal article
Publication
IEEE Trans. Circuits Syst. II Express Briefs

Add the full text or supplementary notes for the publication here using Markdown formatting.